http://www.mentor.com/dsm/
Silicon Canvas
Workgroup in a Rack
Click here for EDAToolsCafe Click here for EDAToolsCafe Click here for Internet Business Systems Click here for Hewlett Packard Click here for EDAToolsCafe
Search:
  Home | EDAVision | Companies | Downloads | Interviews | Forums | News | Resources |  ItZnewz  | | PCBCafe
  Check Mail | Submit Material | Universities | Books & Courses | Events | Membership | Fun Stuff | Advertise |
 Browse eCatalog:  Subscribe to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
Email: 
 EDAToolsCafe 

Printer Friendly Version

ADVISORY/Tera Systems' CEO Tommy Eng to Participate in Panel on RTL Signoff at DAC 2002 in New Orleans on June 12

WHAT: Panel titled, "Whither (or Wither?) ASIC Handoff," chaired by Michael Santarini

  • (BUSINESS WIRE)-- ABSTRACT: The traditional ASIC netlist handoff is changing -- but to what? Is RTL handoff finally a reality? Or, will a placement-based handoff model emerge? Are differences among underlying tool technologies and methodologies only cosmetic? Or, are there fundamental business and IP distinctions? These and other questions will be discussed as the panel examines the future of the designer -- ASIC vendor -- EDA vendor relationship.

    WHO: Panel Members

    • Tommy Eng -- president and CEO of Tera Systems, Inc., Campbell, CA
    • Tom Russell -- IBM Microelectronics, Essex Junction, VT
    • Kazu Yamada -- NEC Corp., Santa Clara, CA
    • Sandeep Khanna -- Synopsys, Inc., Mountain View, CA
    • Kamalesh Ruparel -- Cisco Systems, Inc., Saratoga, CA

    WHEN: Wednesday, June 12, 2002, 10:30 AM - 12:00 PM (Session 22)

    WHERE: Auditorium A at the Ernest N. Morial Convention Center, New Orleans during the 39th annual Design Automation Conference (DAC) June 10th - 14th. For more information visit the DAC web site at: www.dac.com.

    About Tera Systems

    Tera Systems, Inc. is the leader in Hardware Description Language (HDL)-based design planning technology for use by designers of complex System-on-Chip (SoC) semiconductors. The company's products provide early visibility into design quality, performance, and manufacturability issues with the goal of preventing downstream problems with synthesis and physical design processes. Using the Tera Systems tools, SoC designers can ensure timing convergence and superior performance before reaching back-end layout or actual silicon where the costs of design errors or changes are extraordinarily high. Tera Systems partners with leading semiconductor vendors to develop highly predictable design methodologies and "golden" tool flows that dramatically accelerate the SoC design cycle. For more information, visit our web site at www.terasystems.com.


    Contact:
         Tera Systems, Inc.
         Heather Sullivan, 408/369-4528
         heather@terasystems.com
                 or
         VitalCom Marketing & PR
         Karen E. Tyrrell, 650/637-8212 ext. 204
         karen@vitalcompr.com

  • http://www.mentor.com/dsm/
    http://www.mentor.com/jobs/
    http://www.mentor.com/dft/
    SynaptiCAD


    Click here for Internet Business Systems Copyright 2002, Internet Business Systems, Inc.
    1-888-44-WEB-44 --- marketing@ibsystems.com